[1]
S. F. Tyurin and R. V. Vikhorev, “A Decoder – Look up Tables for FPGAs”, IJC, vol. 20, no. 3, pp. 365-373, Sep. 2021.