A FLEXIBLE IMAGE PROCESSING DESIGN BASED ON 2D DCT/IDCT FOR A SYSTEM ON A PROGRAMMABLE CHIP
IBM. “PPC405-S Embedded Processor Core”, User’s Manual Version 1.0 July 19, 2007.
IBM corporation. The CoreConnect Bus Architecture, white paper. International Business Machines Corporation, 2004.
Xilinx Inc. Embedded Development Kit EDK 7.1i.Xilinx Inc, 2005.
Xilinx Product Specification, “2-D Discrete Cosine Transform (DCT) V2.0”, March 14, 2002.
Xilinx, “Virtex-II Pro Platform FPGA User Guide”, UG012 (v2.4) June 30, 2003.
Z. Vasicek and L. Sekanina. An evolvable hardware system in Xilinx Virtex II Pro FPGA. Int. J. Innovative Computing and Applications, (2007) Vol. 1, No. 1, pp.63–73.
S. Yu and E. E. Swartzlander Jr. DCT Implementation with Distributed Arithmetic. IEEE Transactions on Computers 50 (9) 2001.
T. C. Tan, Guoan Bi, Yonghong Zeng, H. N. Tan. DCT hardware structure for sequentially presented data. Signal Processing 81 (2001), p. 2333–2342.
R. Kordasiewicz, S. Shirani. On hardware implementations of DCT and quantization blocks for H.264/AVC. Journal of VLSI Signal Processing Systems 47 (2) (2007), p. 93-102.
A. B. Atitallah, P. Kadionik, F. Ghozzi, P. Nouel, N. Masmoudi, H. Levi. Hw/Sw codesign of the H.263 video coder. International Journal of Electronics and Communications (AEU) 2007, pp 605-620.
MEMEC DESIGN. Virtex-II Pro™ FF672 Development Board User’s Guide. Version 3.0 December 2003.
Xilinx Product Specification. OPB IPIF Architecture. DS414 (v1.21) July 30, 2002.
- There are currently no refbacks.