MODEL-DRIVEN CLOCK FREQUENCY SCALING FOR CONTROL-DOMINATED EMBEDDED SYSTEMS
DOI:
https://doi.org/10.47839/ijc.7.2.516Keywords:
Embedded systems, power management, dynamic clock scaling, dynamic voltage scalingAbstract
This paper introduces a combination of models and proofs for optimal power management via clock frequency scaling. The approach is suitable for systems on a chip or microcontrollers where a processor runs in parallel with embedded peripherals. Since the methodology is based on clock rate control, it is very easy to implement. A hardware model, a computational model and an energy model underlie the procedure. We proved that the combination of models is sufficient to determine an optimal clock rate for the CPU. Furthermore, we expand the application space taking into account preemption of tasks. Also, we discuss the role of embedded peripherals when select the clock frequency in both active and power-saving modes. Simulation results manifest the benefits of clock rate control under the proposed methodology. An example shows a 56% increase of the battery lifetime when the clock rate is changed from the lowest possible level to the optimal value.References
D. Lackey, P. Zuchowski, T. Bednar, D. Stout, S. Gould and J. Cohn, Managing power and performance for System-on-Chip designs using voltage islands, Proceedings Int. Conference on Computer Aided Design, San Hose, 2002, pp. 195-202.
N. Sirisantana and K. Roy, Low-power design using multiple channel lengths and oxide thicknesses, IEEE Design & Test of Computers, January-February, 2004, pp. 56-63.
G. Semeraro, G. Magklis, R. Balasubramonian, D. Albonesi, S. Dwark and M. Scott, Energy-efficient processor design using multiple clock domains with dynamic voltage and frequency scaling, Proc. 8th Int. Symp. High-Performance Computer Architecture (HPCA 02), IEEE CS Press, 2002, pp. 29-40.
R. Dick, Multiobjective Synthesis of Low-Power Real-Time Distributed Embedded Systems, Dissertation, Princeton University, 2002.
L. Benini and G. De Micheli, System-level power optimization: techniques and tools, ACM Transactions on Design Automation of Electronic Systems, vol. 5, No. 2, April 2000, pp. 115-192.
K. Choi, W. Lee, R. Soma and M. Pedram, Dynamic voltage and frequency scaling under a precise energy model considering variable and fixed components of the system power dissipation, Proc. ICCAD, 2004, pp. 29-34.
Enrico Bini, Giorgio Buttazzo and Giuseppe Lipari, Speed modulation in energy-aware real-time systems, Proceedings of the 17th Euromicro Conference on Real-Time Systems, 2005, pp. 3-10.
P. Macken, M. Degrauwe, M. Van Paemel and H. Oguey, A voltage reduction technique for digital systems, Proc. IEEE Int. Solid-State Circuits Conf., 1990, pp. 238-239.
M. Schmitz, B. Al-Hashimi and P. Eles, System-Level Design Techniques for Energy-Efficient Embedded Systems, Kluwer, 2004.Y.
Lu, L. Benini and G. De Micheli, Dynamic frequency scaling with buffer insertion for mixed workloads, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 21, No. 11, November 2002, pp. 1284-1305.
Z. Karakehayov, Zero-power design for Smart Dust networks, Proceedings 1st IEEE Int. Conference on Intelligent Systems, Varna, 2002, pp. 302-305.
Z. Karakehayov, Low-power design for microcontroller-based embedded systems, Proceedings 7th IEEE Workshop on Design & Diagnostics of Electronic Circuits & Systems, Tatranska Lomnica, Slovakia, April, 2004, pp. 29-34.
T. Burd, Energy-Efficient Processor System Design, Ph. D. dissertation, University of California, Berkeley, 2001.
Z. Karakehayov, Dynamic clock scaling for energy-aware embedded systems, Proceedings of the IEEE Fourth International Workshop on Intelligent Data Acquisition and Advanced Computing Systems, Dortmund, Germany, September, 2007, pp. 96-99.
Z. Karakehayov, K. Christensen and O. Winther, Embedded Systems Design with 8051 Microcontrollers, Dekker, 1999.
Atmel Corporation, AT91 ARM Thumb Microcontrollers, AT91M55800A, 2007. Available at www.atmel.com.
J. Pouwelse, K. Langendoen and H. Sips, Application-driven voltage scaling, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Volume 11 , Issue 5, October 2003, pp. 812-826.
I. Hong, D. Kirovski, G. Qu, M. Potkonjak and M. Srivastava, Power optimization of variable-voltage core-based systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, No. 12, December, 1999, pp. 1702-1714.
V. Tiwari, S. Malik and A. Wolfe, Power analysis of embedded software: a first step towards software power minimization, IEEE Trans. on VLSI Systems, December, 1994, pp. 437-445.
S. Nikolaidis, N. Kavvadias, P. Kosmatopoulos, T. Laopoulos and L. Bisdounis, Instrumentation set-up for instruction level power modeling, Proceedings Int. Workshop on Power and Timing Modeling, Optimization and Simulation, Seville, Spain, Sept. 2002, pp. 71-80.
Texas Instruments, MSP430x2xx Family User's Guide, 2007, Available at www.ti.com.
Atmel Corporation, ATmega164P/V Low-power AVR® 8-bit Microcontroller, 2007, Available at www.atmel.com.
Texas Instruments, TMS470 ARM-Based Microcontroller Platform Brochure, 2007, Available at www.ti.com.
Freescale Semiconductor, MCF5213 ColdFire® Integrated Microcontroller Reference Manual, 2007, Available at www.freescale.com.
Downloads
Published
How to Cite
Issue
Section
License
International Journal of Computing is an open access journal. Authors who publish with this journal agree to the following terms:• Authors retain copyright and grant the journal right of first publication with the work simultaneously licensed under a Creative Commons Attribution License that allows others to share the work with an acknowledgement of the work's authorship and initial publication in this journal.
• Authors are able to enter into separate, additional contractual arrangements for the non-exclusive distribution of the journal's published version of the work (e.g., post it to an institutional repository or publish it in a book), with an acknowledgement of its initial publication in this journal.
• Authors are permitted and encouraged to post their work online (e.g., in institutional repositories or on their website) prior to and during the submission process, as it can lead to productive exchanges, as well as earlier and greater citation of published work.
