A FLEXIBLE IMAGE PROCESSING DESIGN BASED ON 2D DCT/IDCT FOR A SYSTEM ON A PROGRAMMABLE CHIP

Authors

  • Mohamed Atri
  • Wajdi Elhamzi
  • Rached Tourki

DOI:

https://doi.org/10.47839/ijc.9.4.724

Keywords:

System on Programmable Chip, 2D-DCT/IDCT, Xilinx FPGA, Embedded Processor, Image Processing.

Abstract

Many multimedia applications require a flexible image pr ocessing architecture. In this paper, we present the use of a hardware acceleration module (Discrete Cosine Transform (DCT) and Inverse DCT (IDCT) coupled with a software partition running on a PowerPC Processor of a Xilinx FPGA. Therefore we have the benefits of flexible software partition on the PowerPC and the acceleration given by the remaining logic of the same FPGA. This implementation can be used in the context of video coding, object recognition, etc. The experimental results show optimization in processing time offered by hardware acceleration vs. software implementation.

References

IBM. “PPC405-S Embedded Processor Core”, User’s Manual Version 1.0 July 19, 2007.

IBM corporation. The CoreConnect Bus Architecture, white paper. International Business Machines Corporation, 2004.

Xilinx Inc. Embedded Development Kit EDK 7.1i.Xilinx Inc, 2005.

www.xilinx.com.

Xilinx Product Specification, “2-D Discrete Cosine Transform (DCT) V2.0”, March 14, 2002.

Xilinx, “Virtex-II Pro Platform FPGA User Guide”, UG012 (v2.4) June 30, 2003.

Z. Vasicek and L. Sekanina. An evolvable hardware system in Xilinx Virtex II Pro FPGA. Int. J. Innovative Computing and Applications, (2007) Vol. 1, No. 1, pp.63–73.

S. Yu and E. E. Swartzlander Jr. DCT Implementation with Distributed Arithmetic. IEEE Transactions on Computers 50 (9) 2001.

T. C. Tan, Guoan Bi, Yonghong Zeng, H. N. Tan. DCT hardware structure for sequentially presented data. Signal Processing 81 (2001), p. 2333–2342.

R. Kordasiewicz, S. Shirani. On hardware implementations of DCT and quantization blocks for H.264/AVC. Journal of VLSI Signal Processing Systems 47 (2) (2007), p. 93-102.

A. B. Atitallah, P. Kadionik, F. Ghozzi, P. Nouel, N. Masmoudi, H. Levi. Hw/Sw codesign of the H.263 video coder. International Journal of Electronics and Communications (AEU) 2007, pp 605-620.

MEMEC DESIGN. Virtex-II Pro™ FF672 Development Board User’s Guide. Version 3.0 December 2003.

Xilinx Product Specification. OPB IPIF Architecture. DS414 (v1.21) July 30, 2002.

Downloads

Published

2010-12-20

How to Cite

Atri, M., Elhamzi, W., & Tourki, R. (2010). A FLEXIBLE IMAGE PROCESSING DESIGN BASED ON 2D DCT/IDCT FOR A SYSTEM ON A PROGRAMMABLE CHIP. International Journal of Computing, 9(4), 315-319. https://doi.org/10.47839/ijc.9.4.724

Issue

2010, Volume 9, Issue 4

Section

Articles

License

International Journal of Computing is an open access journal. Authors who publish with this journal agree to the following terms:
•    Authors retain copyright and grant the journal right of first publication with the work simultaneously licensed under a Creative Commons Attribution License that allows others to share the work with an acknowledgement of the work's authorship and initial publication in this journal.
•    Authors are able to enter into separate, additional contractual arrangements for the non-exclusive distribution of the journal's published version of the work (e.g., post it to an institutional repository or publish it in a book), with an acknowledgement of its initial publication in this journal.
•    Authors are permitted and encouraged to post their work online (e.g., in institutional repositories or on their website) prior to and during the submission process, as it can lead to productive exchanges, as well as earlier and greater citation of published work.