DESIGN DETAILS OF A LOW COST AND HIGH PERFORMANCE ROBOTIC VISION ARCHITECTURE

Authors

  • John V. Vourvoulakis
  • John A. Kalomiros
  • John N. Lygouras

DOI:

https://doi.org/10.47839/ijc.14.3.813

Keywords:

FPGA, microcontroller, real-time systems, CMOS image sensor, image processing, reconfigurable hardware.

Abstract

The implementation of an advanced real-time, low cost video processing platform capable of supporting a variety of demanding robotic applications is presented. The system is designed as an open project, accessible in full detail and has the potential to grow. It is based on a FPGA plus MCU architecture, allowing the implementation of combined fixed-point and 32-bit floating-point applications with optimized resource allocation. The presented platform is optimally integrated with appropriate controllers, like video-input frame grabbers for multiple camera applications, external SDRAM, as well as USB and VGA interfaces. The processing and interfacing capabilities of the proposed system are illustrated by implementing basic feature extraction and preprocessing tasks, achieving the display of processed video frames at a rate of 30 fps with resolution 640x480. The proposed architecture is evaluated in terms of resource usage, power consumption and cost. Potential applications are also discussed.

References

H. Hagiwara, K. Asami, and M. Komori, FPGA implementation of image processing for real-time robot vision system, in Proceedings of the 5th International Conference on Convergence and Hybrid Information Technology, ICHIT’2011, Daejeon, Korea, (2011), pp. 134-141.

S. Venugopal, C. R. Castro-Pareja, and O. Dandekar, An FPGA-based 3D image processor with median and convolution filters for real-time applications, in Proceedings of the SPIE-IS and T Electronic Imaging - Real-Time Imaging IX, San Jose, CA, (2005), pp. 174-182.

I. S. Uzun, A. Amira, and A. Bouridane, FPGA implementations of fast Fourier transforms for real-time signal and image processing, IEE Proceedings: Vision, Image and Signal Processing, Belfast, (152) 3 (2005), pp. 283-296.

OpenCV (Open Source Computer Vision), 2013, available online on http://opencv.org/.

Nvidia, CUDA: Parallel computing platform, 2013, available online on http://www.nvidia. com/object/cuda_home_new.html, accessed June 2013.

J. A. Kalomiros and J. Lygouras, Design and evaluation of a hardware/software FPGA-based system for fast image processing, Microprocessors and Microsystems, (32) 2 (2008), pp. 95–106 [doi: 10.1016/ j.micpro.2007.09.001].

D.-T. Lin, M.-C. Lin, and K.-Y. Huang, Real-time automatic recognition of omnidirectional multiple barcodes and DSP implementation, Machine Vision and Applications, (22) 2 (2011), pp. 409-419.

C. González, S. Sánchez, A. Paz, J. Resano, D. Mozos, and A. Plaza, Use of FPGA or GPU-based architectures for remotely sensed hyperspectral image processing, Integration, the VLSI Journal, (46) 2 (2013), pp. 89-103.

J. Fowers, G. Brown, J. Wernsing, and G. Stitt, A performance and energy comparison of convolution on GPUs, FPGAs, and multicore processors, Transactions on Architecture and Code Optimization, (9) 4 (2013), art. no. 25.

H. Hou, W. Zhang, D. Huang, and T. Zhang, Design and realization of real-time image acquisition and display system based on FPGA, in Proceedings of the International Conference on Mechanical Engineering and Technology, ICMET’2011, 125, London (2012), pp. 565-573.

C. Li, Y.-L. Zhang, and Z.-N. Zheng, FPGA-based CMOS image acquisition system, Communications in Computer and Information Science, (34) (2009), pp. 122-127.

B. Yan, Y. Sun, F. Ding, and H. Yuan, Design of CMOS image acquisition system based on FPGA, in Proceedings of the 6th IEEE Conference on Industrial Electronics and Applications, ICIEA’2011, Beijing (2011), pp. 1726-1730.

D. Huang, T. Zhang, H. Hou, and W. Zhang, Design of system for high-frame frequency image acquisition and remote transmission, in Proceedings of the 3rd International Asia Conference on Informatics in Control, Automation and Robotics, CAR’2011, Shenzhen (2011), pp. 743–750.

R. Wang, Z. Mi, H. Yu, and W. Yuan, The design of image processing system based on SOPC and OV7670, in Proceedings of the International Conference on Advances in Engineering, ICAE’2011, Nanjing (2011), pp. 237-241.

P. Chalimbaud and F. Berry, Design of an imaging system based on FPGA technology and CMOS imager, in Proceedings of the IEEE International Conference on Field-Programmable Technology, FPT’04, Brisbane (2004), pp. 407-411.

P. Premaratne, S. Ajaz, R. Monaragala, N. Bandara, and M. Premaratne, Design and implementation of edge detection algorithm in dsPIC embedded processor, in Proceedings of the 5th International Conference on Information and Automation for Sustainability, ICIAfS’2010, Colombo (2010), pp. 8–13.

Y. Said, T. Saidani, F. Smach, M. Atri, and H. Snoussi, Embedded real-time video processing system on FPGA, in Proceedings of the 5th International Conference on Image and Signal Processing, ICISP 2012, Agadir (2012), pp. 85-92.

S. Halder, D. Bhattacharjee, M. Nasipuri, and D. K. Basu, A fast FPGA based architecture for Sobel edge detection, in Proceedings of the 16th International Symposium on VLSI Design and Test, VDAT’2012, Shibpur (2012), pp. 300-306.

S. Singh, A. K. Saini, and R. Saini, Real-time FPGA based implementation of color image edge detection, International Journal of Image, Graphics and Signal Processing, (4) 12 (2012), pp. 19-25.

S. Veni, K. A. Narayanankutty, and M. Raffi, Hardware implementation of edge detection on hexagonal sampled image grids, International Journal of Computer Applications, (24) 2 (2011), pp. 29-38.

L. Tian, X. Liu, J. Li, and X. Guo, Image preprocessing of CMOS image acquisition system based on FPGA, International Journal of Digital Content Technology and its Applications, 6 (20) (2012), pp. 130–139.

B. Putz, M. Bartyś, A. Antoniewicz, J. Klimaszewski, M. Kondej, and M. Wielgus, Real-time image fusion monitoring system: Problems and solutions, in Proceedings of the 4th International Conference on Image Processing and Communications, IPC’2012, Bydgoszcz (2012), pp. 143-152.

X. Zhang and Z. Chen, SAD-based stereo vision machine on a system-on-programmable-chip (SoPC), Sensors, (Switzerland), (13) 3 (2013), pp. 3014-3027.

C. Ttofis, S. Hadjitheophanous, A. S. Georghiades, and T. Theocharides, Edge-directed hardware architecture for real-time disparity map computation, IEEE Transactions on Computers, (62) 4 (2013), pp. 690-704.

P. Zicari, S. Perri, P. Corsonello, and G. Cocorullo, Low-cost FPGA stereo vision system for real time disparity maps calculation, Microprocessors and Microsystems, (36) 4 (2012), pp. 281-288.

S. Jin, J. Cho, X. D. Pham, K. M. Lee, S.-K. Park, M. Kim, and J. W. Jeon, FPGA design and implementation of a real-time stereo vision system, IEEE Transactions on Circuits and Systems for Video Technology, (20) 1 (2010), pp. 15-26.

G. K. Gultekin and A. Saranli, An FPGA based high performance optical flow hardware design for computer vision applications, Microprocessors and Microsystems, (37) 3 (2013), pp. 270-286.

S. Zhong, J. Wang, L. Yan, L. Kang, and Z. Cao, A real-time embedded architecture for SIFT, Journal of Systems Architecture, (59) 1 (2013), pp. 16–29.

L. Siéler, C. Tanougast, and A. Bouridane, A scalable and embedded FPGA architecture for efficient computation of grey level co-occurrence matrices and Haralick textures features, Microprocessors and Microsystems, (34) 1 (2010), pp. 14-24.

B. Tippetts, D. J. Lee, K. Lillywhite, and J. Archibald, Review of stereo vision algorithms and their suitability for resource-limited systems, Journal of Real-Time Image Processing, Available on line at http://link.springer.com/content/pdf/10.1007%2Fs11554-012-0313-2.pdf on 1/18/2013.

D. Menon and G. Calvagno, Color image demosaicking: An overview, Signal Processing: Image Communication, (26) 8-9 (2011), pp. 518-533.

G. Li and Z. Wu, Design and realization of SDRAM controller based on FPGA, in Proceedings of the International Conference on Measurement, Instrumentation and Automation, ICMIA’2012, Guangzhou (2012), pp. 2233-2237.

X. Tian, J. Li, Y. Fan, X. Yu, and J. Liu, Design and implementation of SPI communication based-on FPGA, in Proceedings of the International Conference on Advanced Engineering Materials and Technology, AEMT’2011, Sanya (2011), pp. 2658-2661.

F. Ying and X. Feng, Design and implementation of VGA controller using FPGA, International Journal of Advancements in Computing Technology, (4) 17 (2012), pp. 458-465.

Downloads

Published

2015-09-30

How to Cite

Vourvoulakis, J. V., Kalomiros, J. A., & Lygouras, J. N. (2015). DESIGN DETAILS OF A LOW COST AND HIGH PERFORMANCE ROBOTIC VISION ARCHITECTURE. International Journal of Computing, 14(3), 141-156. https://doi.org/10.47839/ijc.14.3.813

Issue

2015, Volume 14, Issue 3

Section

Articles

License

International Journal of Computing is an open access journal. Authors who publish with this journal agree to the following terms:
•    Authors retain copyright and grant the journal right of first publication with the work simultaneously licensed under a Creative Commons Attribution License that allows others to share the work with an acknowledgement of the work's authorship and initial publication in this journal.
•    Authors are able to enter into separate, additional contractual arrangements for the non-exclusive distribution of the journal's published version of the work (e.g., post it to an institutional repository or publish it in a book), with an acknowledgement of its initial publication in this journal.
•    Authors are permitted and encouraged to post their work online (e.g., in institutional repositories or on their website) prior to and during the submission process, as it can lead to productive exchanges, as well as earlier and greater citation of published work.