PROGRAMMABLE PARALLEL FBD SIGMA DELTA ADC RECONSTRUCTION STAGE DESIGN FOR SOFTWARE DEFINED RADIO RECEIVER

Authors

  • Rihab Lahouli
  • Manel Ben-Romdhane
  • Chiheb Rebai
  • Dominique Dallet

DOI:

https://doi.org/10.47839/ijc.15.1.826

Keywords:

Sigma delta modulators, frequency band decomposition architecture, software defined radio receiver, wireless communication standards, digital reconstruction.

Abstract

Today’s bottleneck of signal processing in multistandard software defined radio (SDR) receiver is the analog-to-digital converter (ADC). Therefore, the authors present in this paper the design and simulation results of a programmable parallel frequency band decomposition (FBD) architecture for ADC. The designed parallel architecture is composed of six parallel branches based on discrete-time (DT) 4th order sigma delta modulators using single-bit quantizers. Each branch processes a sub-bandwidth of the received signal. Only needed branches are selected according to the chosen standard. The parallel sigma delta modulators’ outputs are handled by a demodulation-based digital reconstruction stage in order to provide the FBD sigma delta-based ADC output signal. The digital reconstruction stage differs from one communication standard to another. In this paper, its design is discussed for the UMTS use case. The objective is to propose a digital reconstruction design with optimized complexity. In fact, the authors propose a comparative study between some configurations of demodulation, decimation and filtering processes. Technical choices and simulation results are discussed. For UMTS use case, the proposed FBD sigma delta-based ADC architecture ensures a computed signal-to-noise ratio (SNR) over 74 dB.

References

J. Mitola, Software radios: survey, critical evaluation and future directions, IEEE Aerospace and Electronic Systems Magazine, (8) 4 (1993), pp. 25-36.

W. H. W. Tuttlebee, Software-defined radio: facets of a developing technology, IEEE Personal Comm., (6) 2 (1999), pp. 38-44.

GSM Technical Specification, Radio Transmission and Reception (GSM 05.05), European Telecommunications Standards Institute, 1996.

UMTS, User Equipment (UE) Radio Transmission and Reception (FDD), 3GPP TS 25.101, Version 6.19.0 Release 6, European Telecommunications Standards Institute, 2009.

IEEE802.11a, Telecommunications and information exchange between systems Local and metropolitan area networks – Specific requirements Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications, in IEEE Std 802.11-2012 (Revision of IEEE Std 802.11-2007) , pp.1-2793, mars 2012.

J. M. de la Rosa, An empirical and statistical comparison of state-of-the-art sigma-delta modulators, in proceedings of the IEEE International Symposium on Circ. and Syst., (May 2013), pp. 825-828.

J. M. De la Rosa, R. del Rio, CMOS Sigma-Delta Converters Practical Design Guide, IEEE Press, A John Wiley & Sons, Ltd., Publication, 2013.

A. Eshraghi, T. Fiez, A comparative analysis of parallel delta–sigma ADC architectures, IEEE Trans. Circuits and Syst. I: Regular Papers, (51) 3 (2004), pp. 450-458.

Y. Xiaolong, Wideband Sigma-Delta Modulators, Phd Thesis, KTH Information and Communication Technology, Stockholm, Sweden, 2010.

W. Black, D. Hodges, Time interleaved converter arrays, IEEE J. of Solid-State Circ., (15) 6 (1980), pp. 1022-1029.

I. Galton, H.T. Jensen, Delta-sigma modulator based A/D conversion without oversampling, IEEE Trans. on Circ. and Syst. II: Analog and Digital Signal Process., (42) 12 (1995), pp. 773-784.

P. Benabes, A. Beydoun, M. Javidan, Frequency-band-decomposition converters using continuous-time ΣΔ A/D modulators, in Proceedings of the IEEE North-East Workshop on Circ. and Syst. and TAISA Conf., (June 2009).

P. Benabes, Extended Frequency-Band-Decomposition Sigma-Delta A/D converter, Analog Integr. Circ. Process., 2009.

A. Eshraghi, T. Fiez, A comparison of three parallel  A/D converters, in Proceedings of the IEEE International Symposium on Circ. and Syst., (May 1996), pp. 517-520.

A. Blad, H. Johansson, P. Lowenborg, A general formulation of analog-to-digital converters using parallel sigma-delta modulators and modulation sequences, in Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, (December 2006), pp. 438-441.

A. Beydoun, P. Benabes, Bandpass/wideband ADC architecture using parallel delta sigma modulators, in Proceedings of the European Signal Processing Conference, (September 2006).

R. Lahouli, M. Ben-Romdhane, C. Rebai, D. Dallet, Towards flexible parallel sigma delta modulator for software defined receiver, in Proceedings of the IEEE International Instrumentations and Measurement Technology Conference, (May 2014).

M. Ben-Romdhane et al., Nonuniformly controlled analog-to-digital converter for SDR multistandard radio receiver, IEEE Trans. Circuits and Syst. II Brief Papers, (58) 12 (2011), pp. 862-866.

R. Schreier, An empirical study of high-order single-bit delta-sigma modulators, IEEE Trans. Circ. and Syst. II: Analog and Digital Signal Process., (40) 8 (1993), pp. 461-466.

R. Lahouli, M. Ben-Romdhane, C. Rebai, D. Dallet, Digital reconstruction stage of the FBD ΣΔ-based ADC architecture for multistandard receiver, in Proceedings of the 20th IMEKO TC4 Int. Workshop on ADC Modelling and Testing Research on Electric and Electronic Meas. for the Economic Upturn, (September 2014).

Downloads

Published

2016-03-31

How to Cite

Lahouli, R., Ben-Romdhane, M., Rebai, C., & Dallet, D. (2016). PROGRAMMABLE PARALLEL FBD SIGMA DELTA ADC RECONSTRUCTION STAGE DESIGN FOR SOFTWARE DEFINED RADIO RECEIVER. International Journal of Computing, 15(1), 14-21. https://doi.org/10.47839/ijc.15.1.826

Issue

Section

Articles